Last updated on 2025-10-16 05:51:39 CEST.
| Package | ERROR | OK |
|---|---|---|
| lulab.utils | 1 | 12 |
| omixVizR | 13 |
Current CRAN status: ERROR: 1, OK: 12
Version: 0.0.4
Check: dependencies in R code
Result: WARN
Missing or unexported object: 'table1::render.strat.default'
Flavor: r-release-windows-x86_64
Version: 0.0.4
Check: tests
Result: ERROR
Running 'testthat.R' [62s]
Running the tests in 'tests/testthat.R' failed.
Complete output:
> # This file is part of the standard setup for testthat.
> # It is recommended that you do not modify it.
> #
> # Where should you do additional test configuration?
> # Learn more about the roles of various files in:
> # * https://r-pkgs.org/testing-design.html#sec-tests-files-overview
> # * https://testthat.r-lib.org/articles/special-files.html
>
> library(testthat)
> library(lulab.utils)
>
> test_check("lulab.utils")
wget is already installed on your system.
Testing the download speed of CRAN mirrors...
You can use the following command to set the fastest CRAN mirror:
options(repos = c(CRAN = 'https://mirrors.qlu.edu.cn/CRAN/'))
wget is already installed on your system.
But we will use the default download method.
wget is already installed on your system.
And we will use wget to download files.
--2025-10-06 11:06:11-- https://eternallybored.org/misc/wget/1.21.4/64/wget.exe
Loaded CA certificate '/usr/ssl/certs/ca-bundle.crt'
Resolving eternallybored.org (eternallybored.org)... 84.255.206.8, 2a01:260:4094:1:42:42:42:42
Connecting to eternallybored.org (eternallybored.org)|84.255.206.8|:443... connected.
HTTP request sent, awaiting response... 200 OK
Length: 7046072 (6.7M) [application/octet-stream]
Saving to: 'D:\\temp\\2025_10_06_01_50_00_7952\\RtmpQTCwZm\\file94c0606a6868'
0K .......... .......... .......... .......... .......... 0% 1.08M 6s
50K .......... .......... .......... .......... .......... 1% 2.23M 5s
100K .......... .......... .......... .......... .......... 2% 2.11M 4s
150K .......... .......... .......... .......... .......... 2% 31.7M 3s
200K .......... .......... .......... .......... .......... 3% 2.17M 3s
250K .......... .......... .......... .......... .......... 4% 18.7M 3s
300K .......... .......... .......... .......... .......... 5% 31.6M 2s
350K .......... .......... .......... .......... .......... 5% 29.8M 2s
400K .......... .......... .......... .......... .......... 6% 2.80M 2s
450K .......... .......... .......... .......... .......... 7% 22.9M 2s
500K .......... .......... .......... .......... .......... 7% 42.0M 2s
550K .......... .......... .......... .......... .......... 8% 42.6M 1s
600K .......... .......... .......... .......... .......... 9% 35.8M 1s
650K .......... .......... .......... .......... .......... 10% 2.76M 1s
700K .......... .......... .......... .......... .......... 10% 25.2M 1s
750K .......... .......... .......... .......... .......... 11% 32.5M 1s
800K .......... .......... .......... .......... .......... 12% 30.4M 1s
850K .......... .......... .......... .......... .......... 13% 27.5M 1s
900K .......... .......... .......... .......... .......... 13% 2.95M 1s
950K .......... .......... .......... .......... .......... 14% 25.3M 1s
1000K .......... .......... .......... .......... .......... 15% 30.8M 1s
1050K .......... .......... .......... .......... .......... 15% 30.6M 1s
1100K .......... .......... .......... .......... .......... 16% 28.6M 1s
1150K .......... .......... .......... .......... .......... 17% 3.40M 1s
1200K .......... .......... .......... .......... .......... 18% 12.1M 1s
1250K .......... .......... .......... .......... .......... 18% 42.7M 1s
1300K .......... .......... .......... .......... .......... 19% 58.4M 1s
1350K .......... .......... .......... .......... .......... 20% 48.3M 1s
1400K .......... .......... .......... .......... .......... 21% 2.97M 1s
1450K .......... .......... .......... .......... .......... 21% 11.8M 1s
1500K .......... .......... .......... .......... .......... 22% 33.0M 1s
1550K .......... .......... .......... .......... .......... 23% 36.5M 1s
1600K .......... .......... .......... .......... .......... 23% 24.7M 1s
1650K .......... .......... .......... .......... .......... 24% 3.61M 1s
1700K .......... .......... .......... .......... .......... 25% 9.47M 1s
1750K .......... .......... .......... .......... .......... 26% 29.4M 1s
1800K .......... .......... .......... .......... .......... 26% 33.2M 1s
1850K .......... .......... .......... .......... .......... 27% 29.7M 1s
1900K .......... .......... .......... .......... .......... 28% 5.27M 1s
1950K .......... .......... .......... .......... .......... 29% 5.62M 1s
2000K .......... .......... .......... .......... .......... 29% 25.4M 1s
2050K .......... .......... .......... .......... .......... 30% 30.9M 1s
2100K .......... .......... .......... .......... .......... 31% 29.2M 1s
2150K .......... .......... .......... .......... .......... 31% 37.5M 1s
2200K .......... .......... .......... .......... .......... 32% 2.87M 1s
2250K .......... .......... .......... .......... .......... 33% 27.2M 1s
2300K .......... .......... .......... .......... .......... 34% 44.5M 1s
2350K .......... .......... .......... .......... .......... 34% 42.7M 1s
2400K .......... .......... .......... .......... .......... 35% 4.41M 1s
2450K .......... .......... .......... .......... .......... 36% 5.87M 1s
2500K .......... .......... .......... .......... .......... 37% 24.6M 1s
2550K .......... .......... .......... .......... .......... 37% 30.5M 1s
2600K .......... .......... .......... .......... .......... 38% 4.93M 1s
2650K .......... .......... .......... .......... .......... 39% 22.2M 1s
2700K .......... .......... .......... .......... .......... 39% 6.73M 1s
2750K .......... .......... .......... .......... .......... 40% 20.6M 1s
2800K .......... .......... .......... .......... .......... 41% 25.7M 0s
2850K .......... .......... .......... .......... .......... 42% 5.16M 0s
2900K .......... .......... .......... .......... .......... 42% 16.0M 0s
2950K .......... .......... .......... .......... .......... 43% 9.97M 0s
3000K .......... .......... .......... .......... .......... 44% 14.0M 0s
3050K .......... .......... .......... .......... .......... 45% 20.7M 0s
3100K .......... .......... .......... .......... .......... 45% 4.17M 0s
3150K .......... .......... .......... .......... .......... 46% 36.9M 0s
3200K .......... .......... .......... .......... .......... 47% 9.28M 0s
3250K .......... .......... .......... .......... .......... 47% 16.2M 0s
3300K .......... .......... .......... .......... .......... 48% 3.99M 0s
3350K .......... .......... .......... .......... .......... 49% 16.6M 0s
3400K .......... .......... .......... .......... .......... 50% 29.7M 0s
3450K .......... .......... .......... .......... .......... 50% 22.1M 0s
3500K .......... .......... .......... .......... .......... 51% 10.7M 0s
3550K .......... .......... .......... .......... .......... 52% 27.0M 0s
3600K .......... .......... .......... .......... .......... 53% 3.73M 0s
3650K .......... .......... .......... .......... .......... 53% 30.2M 0s
3700K .......... .......... .......... .......... .......... 54% 26.5M 0s
3750K .......... .......... .......... .......... .......... 55% 10.3M 0s
3800K .......... .......... .......... .......... .......... 55% 4.24M 0s
3850K .......... .......... .......... .......... .......... 56% 14.3M 0s
3900K .......... .......... .......... .......... .......... 57% 36.5M 0s
3950K .......... .......... .......... .......... .......... 58% 27.0M 0s
4000K .......... .......... .......... .......... .......... 58% 9.86M 0s
4050K .......... .......... .......... .......... .......... 59% 3.87M 0s
4100K .......... .......... .......... .......... .......... 60% 17.5M 0s
4150K .......... .......... .......... .......... .......... 61% 30.2M 0s
4200K .......... .......... .......... .......... .......... 61% 21.6M 0s
4250K .......... .......... .......... .......... .......... 62% 3.71M 0s
4300K .......... .......... .......... .......... .......... 63% 14.5M 0s
4350K .......... .......... .......... .......... .......... 63% 15.9M 0s
4400K .......... .......... .......... .......... .......... 64% 36.7M 0s
4450K .......... .......... .......... .......... .......... 65% 23.6M 0s
4500K .......... .......... .......... .......... .......... 66% 3.45M 0s
4550K .......... .......... .......... .......... .......... 66% 17.6M 0s
4600K .......... .......... .......... .......... .......... 67% 17.9M 0s
4650K .......... .......... .......... .......... .......... 68% 17.5M 0s
4700K .......... .......... .......... .......... .......... 69% 30.1M 0s
4750K .......... .......... .......... .......... .......... 69% 3.78M 0s
4800K .......... .......... .......... .......... .......... 70% 14.6M 0s
4850K .......... .......... .......... .......... .......... 71% 17.3M 0s
4900K .......... .......... .......... .......... .......... 71% 16.0M 0s
4950K .......... .......... .......... .......... .......... 72% 29.9M 0s
5000K .......... .......... .......... .......... .......... 73% 4.01M 0s
5050K .......... .......... .......... .......... .......... 74% 11.3M 0s
5100K .......... .......... .......... .......... .......... 74% 16.2M 0s
5150K .......... .......... .......... .......... .......... 75% 22.0M 0s
5200K .......... .......... .......... .......... .......... 76% 37.9M 0s
5250K .......... .......... .......... .......... .......... 77% 4.16M 0s
5300K .......... .......... .......... .......... .......... 77% 8.32M 0s
5350K .......... .......... .......... .......... .......... 78% 18.4M 0s
5400K .......... .......... .......... .......... .......... 79% 25.5M 0s
5450K .......... .......... .......... .......... .......... 79% 27.2M 0s
5500K .......... .......... .......... .......... .......... 80% 5.31M 0s
5550K .......... .......... .......... .......... .......... 81% 5.73M 0s
5600K .......... .......... .......... .......... .......... 82% 19.9M 0s
5650K .......... .......... .......... .......... .......... 82% 34.5M 0s
5700K .......... .......... .......... .......... .......... 83% 44.1M 0s
5750K .......... .......... .......... .......... .......... 84% 5.23M 0s
5800K .......... .......... .......... .......... .......... 85% 5.63M 0s
5850K .......... .......... .......... .......... .......... 85% 21.0M 0s
5900K .......... .......... .......... .......... .......... 86% 20.5M 0s
5950K .......... .......... .......... .......... .......... 87% 27.3M 0s
6000K .......... .......... .......... .......... .......... 87% 4.34M 0s
6050K .......... .......... .......... .......... .......... 88% 5.86M 0s
6100K .......... .......... .......... .......... .......... 89% 26.6M 0s
6150K .......... .......... .......... .......... .......... 90% 34.8M 0s
6200K .......... .......... .......... .......... .......... 90% 31.0M 0s
6250K .......... .......... .......... .......... .......... 91% 4.77M 0s
6300K .......... .......... .......... .......... .......... 92% 6.25M 0s
6350K .......... .......... .......... .......... .......... 93% 36.7M 0s
6400K .......... .......... .......... .......... .......... 93% 43.5M 0s
6450K .......... .......... .......... .......... .......... 94% 4.72M 0s
6500K .......... .......... .......... .......... .......... 95% 14.4M 0s
6550K .......... .......... .......... .......... .......... 95% 6.72M 0s
6600K .......... .......... .......... .......... .......... 96% 23.2M 0s
6650K .......... .......... .......... .......... .......... 97% 33.1M 0s
6700K .......... .......... .......... .......... .......... 98% 5.40M 0s
6750K .......... .......... .......... .......... .......... 98% 13.8M 0s
6800K .......... .......... .......... .......... .......... 99% 7.87M 0s
6850K .......... .......... .......... 100% 22.6M=0.7s
2025-10-06 11:06:13 (9.06 MB/s) - 'D:\\temp\\2025_10_06_01_50_00_7952\\RtmpQTCwZm\\file94c0606a6868' saved [7046072/7046072]
[ FAIL 1 | WARN 0 | SKIP 0 | PASS 11 ]
══ Failed tests ════════════════════════════════════════════════════════════════
── Error ('test-Table1.R:12:3'): making Table1 in SCI papers works ─────────────
<getvarError/missingArgError/error/condition>
Error in `render.strat(x, ..., transpose = transpose)`: argument "n" is missing, with no default
Backtrace:
▆
1. └─lulab.utils::Table1(...) at test-Table1.R:12:3
2. ├─table1::table1(...)
3. └─table1:::table1.formula(...)
4. └─table1:::table1.default(...)
5. └─table1:::.table1.internal(...)
6. └─lulab.utils (local) render.strat(x, ..., transpose = transpose)
7. └─base::ifelse(...)
[ FAIL 1 | WARN 0 | SKIP 0 | PASS 11 ]
Error: Test failures
Execution halted
Flavor: r-release-windows-x86_64
Current CRAN status: OK: 13